SSE (streaming SIMD extensions) and AVX (advanced vector extensions) are SIMD (single instruction multiple data streams) instruction sets supported by recent CPUs manufactured in Intel and AMD. This SIMD programming allows parallel processing by multiple cores in a single CPU. Basic arithmetic and data transfer operations such as sum, multiplication and square root can be processed simultaneously. Although popular compilers such as GNU compilers and Intel compilers provide automatic SIMD optimization options, one can obtain better performance by a manual SIMD programming with proper optimization: data packing, data reuse and asynchronous data transfer. In particular, linear algebraic operations of vectors and matrices can be easily optimized by the SIMD programming. Typical calculations in lattice gauge theory are composed of linear algebraic operations of gauge link matrices and fermion vectors, and so can adopt the manual SIMD programming to improve the performance.
Introduction
SIMD is an abbreviation of the term Single Instruction, Multiple Data streams [1] . It describes a computer architecture that deals with multiple data streams simultaneously by a single instruction. Despite recent CPUs support SIMD instructions, plain C/C++ codes are composed of SISD (Single Instruction, Single Data streams) instructions. However, with SIMD instructions, one can sum multiple numbers simultaneously, or can calculate a product of vectors with less loops. In lattice gauge theory, the code are composed of linear algebraic operations of gauge link matrices and fermion vectors. Hence, by adopting the SIMD programming such as SSE and AVX, one can improve the performance of the numerical simulations in lattice gauge theory [2] .
SIMD Programming
There are three methods to implement the SIMD programming: (1) inline assembly, (2) intrinsic function, and (3) vector class. Figure 1 shows SSE codes that perform the summation of two arrays using the three methods. • Inline assembly: a merit is that one can handle almost every part of a program, so that one can achieve the maximum performance of the system. One drawback is that writing assembly code is so complicated that it requires cautious handling of data transfer between CPUs and memories.
• Intrinsic function: a merit is that one can program it using the standard C/C++ language and so it is easy to program. A drawback is that there is no guarantee that the code is optimized to the highest level.
• Vector class: a merit is that it is even easier to program compared with intrinsic functions. A drawback is that the performance is even lower than the intrinsic functions.
There have been several SIMD instruction sets for different CPUs. SSE or AVX are two of them, which are supported by recent CPUs. Besides the increase in size, AVX also provides an extended instruction format which allows three input arguments in contrast to two input arguments allowed for SSE. Because SSE provides SIMD instructions with only two operand, it is limited to a = a + b kind of functions. However, AVX supports three operand SIMD instructions, so that c = a + b kind of functions are available using AVX.
Optimization Scheme

Data Packing
As described in Section 2, an advantage of SIMD programming is the data packing. One can pack multiple data to a single XMM or YMM register and those data can be processed or calculated simultaneously using SSE or AVX instructions. Recent SSE and AVX instructions provide many useful SIMD functions -sum, multiply, square root, shift, etc. Figure 3 shows partial codes of a program which performs a simple data copy between two arrays, written in plain 1 C++, SSE4.2 and AVX1 language respectively. For SIMD code in the figure (SSE and AVX), the data copy code is implemented using inline assembly method in order to obtain maximum performance. Table 2 shows the performances of the three different methods when the size of the array is 10 9 . Without optimization option for compiler, SIMD methods (SSE4.2 and AVX1) are much faster than plain C++ code. When the maximum optimization option is applied to the C++ compiler, the SIMD method is as fast as C++. This result indicates that the compiler optimizes the given C++ code by converting to SIMD code, automatically. Indeed, we can convert the C++ object code into an assembler code using the objdump command in LINUX, and then we can have a look at the assembler source code. In this way, we find out that the optimization option convert the C++ code into an assembler code using the SIMD instruction sets automatically.
We also find out that, regardless of the optimization, performances of SSE4. 2 Table 2 : CPU clocks required for simple data transfer of array of 10 9 size, using the codes given in Figure 3 in units of 10 4 clocks. Here 'no opt.' corresponds to the results that the optimization option is turned off with the C++ compiler. The 'max. opt.' corresponds to the results with the maximum optimization option turned on. We use Intel Core i7-3820 Sandy Bridge-E with Fedora 17 of kernel 3.5.2-3.fc17. The compiler is GCC 4.7.0.
Data Reuse
In the previous example of data transfer, we find that the C++ optimization option makes the program to use the SIMD instructions. However, one can increase the performance of the SIMD code using data reuse. In the inline assembly, a programmer has a full control over registers. Thus, if there are some data which are repeatedly used, one can reuse existing register, so that one may remove unwanted data transfer. Figure 4 shows part of the codes that does a simple summation, written in C++, SSE4.2, and AVX1. To illustrate the advantage of data reuse, we repeat summations many times. Since the same data are used repeatedly, the SIMD codes (SSE4.2 and AVX1) remove unwanted data transfer of reloading the same variables, and reuse the existing data in registers. Table 3 compares the performances of the three methods by performing a simple summation 10 9 times over the same data. We find out that regardless of the compiler optimization, the SIMD methods (SSE4.2 and AVX1) are significantly faster by an order of magnitude than C++. Furthermore, AVX1 is much faster (almost 3 times) than SSE4.2. This result indicates that by adjusting the AI (arithmetic intensity) ratio 2 using such an optimization method as data reuse and trading the data transfer with the floating point calculation by SU(3) reconstruction, we can increase the performance of the SIMD programming dramatically. Table 3 : CPU clocks required for a simple summation using the codes given in Figure 4 in units of 10 4 clocks. The index convention is the same as in Table 2 .
Asynchronous Data Transfer
Data transfer from the data memory to the registers is a slow process. As discussed in Subsection 3.1, the gain of using XMM and YMM registers for the data transfer is only a factor of 1.2. Hence, in a real code, it is hard to obtain the full advantage of the data packing. Fortunately, the overload of the data transfer can be minimized by using the asynchronous data transfer method. Asynchronous data transfer is a technique that performs calculation and data transfer, simultaneously.
SSE and AVX instructions provide some basic prefetching methods. Prefetching is a technique which pre-loads data to the cache memory, before CPU initiates the calculation. However, the prefetching in SSE and AVX does not support a full control over the memory caching, but only gives hints to CPU about the memory caching. In other words, it does not force data to be preloaded to the cache memory, but just give information on which data hope to be pre-loaded. This prefetching method does not work successfully because there are many background processes from OS or other applications to be handled with higher priority from the standpoint of CPU.
. . . "LOOP: \n\t" "prefetch1 0x200(%%rax) \n\t" "movups (%%rax), %%xmm0 \n\t" "movups %%xmm0, (%%rdx) \n\t" "movups 0x10(%%rax), %%xmm1 \n\t" "movups %%xmm1, 0x10(%%rdx) \n\t" . . .
(a) SSE4.2 . . . "LOOP: \n\t" "prefetch1 0x200(%%rax) \n\t" "movups (%%rax), %%ymm0 \n\t" "movups %%ymm0, (%%rdx) \n\t" "movups 0x20(%%rax), %%ymm1 \n\t" "movups %%ymm1, 0x20(%%rdx) \n\t" . . .
(b) AVX1
Figure 5: Codes for data copy using prefetching techniques. 2 Here, we use the standard definition of AI, which is the ratio of the amount of floating point calculation and the amount of data transfer. Figure 5 shows SIMD codes of data transfer with prefetching method. The results presented in Table 4 shows that the prefetching method improves about 1.5% for SSE and 5% for AVX method. Hence, we need a more powerful asynchronous data transfer method. Table 4 : CPU clocks required for data transfer of array of 10 9 single precision floating point numbers with prefetching method. We use the codes in Figure 5 . Units are 10 4 clocks.
Conclusion
Recent CPUs support the SIMD instructions such as SSE and AVX. The SIMD instruction sets provide methods of parallel processing in a single CPU level. The standard C/C++ compilers support those SIMD instructions with optimization options. It turns out that one can achieve significantly higher performance by programming SIMD codes using the inline assembly as demonstrated in this paper. The optimization techniques of SIMD programming such as data packing, data reuse, and asynchronous data transfer can be easily applied to the physics code in lattice gauge theory.
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